

FIG. 1




FIG 2A




FIG 2B




FIG 2C




FIG. 3




FIG. 4




FIG 5

MC4	MC3	MC2	MC1	a3	a2	a1	a0	$\overline{a3}$	$\overline{a2}$	$\overline{a1}$	$\overline{a0}$	Configuration
1	1	1	1	A19	A18	A17	A16	$\overline{A19}$	$\overline{A18}$	$\overline{A17}$	$\overline{A16}$	1 bit wide
1	1	1	0	H	A18	A17	A16	H	$\overline{A18}$	$\overline{A17}$	$\overline{A16}$	2 bit wide
1	1	0	0	H	H	A17	A16	H	H	$\overline{A17}$	$\overline{A16}$	4 bit wide
1	0	0	0	H	H	H	A16	H	H	H	$\overline{A16}$	8 bit wide
0	0	0	0	H	H	H	H	H	H	H	H	16 bit wide

FIG. 6

M3	M2	M1	MC4	MC3	MC2	MC1
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	1	1	0	0
0	1	1	1	1	1	0
1	0	0	1	1	1	1

FIG 7




FIG 8

Configuration RAM contents	Resulting Configuration				
<table><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	16 bit wide
0	0	0	0		
<table><tr><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>	1	0	0	0	8 bit wide
1	0	0	0		
<table><tr><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>	1	1	0	0	4 bit wide
1	1	0	0		
<table><tr><td>1</td><td>1</td><td>1</td><td>0</td></tr></table>	1	1	1	0	2 bit wide
1	1	1	0		
<table><tr><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> <div>S3 S2 S1 S0</div>	1	1	1	1	1 bit wide
1	1	1	1		

FIG. 9

M	A19	A18	A17	A16	MC4	MC3	MC2	MC1	Configuration
0	x	x	x	x	1	1	1	1	1 bit wide
1	0	x	x	x	1	1	1	0	2 bit wide
1	1	0	x	x	1	1	0	0	4 bit wide
1	1	1	0	x	1	0	0	0	8 bit wide
1	1	1	1	x	0	0	0	0	16 bit wide

FIG. 10